View IRS21814MPBF_4849392.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

www.irf.com ? 2008 international rectifier august 09, 2011 IRS21814MPBF high- and low-side driver features ? floating channel designed for bootstrap operation ? fully operational to +600 v ? tolerant to negative transient voltage, dv/dt immune ? gate drive supply range from 10 v to 20 v ? undervoltage lockout for both channels ? 3.3 v and 5 v input logic compatible ? matched propagation delay for both channels ? logic and power ground +/ 5 v offset ? lower di/dt gate driver for better noise immunity ? output source/sink current capability (min) 1.4 a/1.8 a ? leadfree, rohs compliant product summary topology high and low side driver v offset 600 v v out 10 v C 20 v i o+ & i o (typical) 1.9 a &2.3 a t on & t off (typical) 180 ns & 220 ns package options typical connection mlpq4x4 16 leads (without 2 leads)
IRS21814MPBF www.irf.com ? 2008 international rectifier 2 description the IRS21814MPBF is a high voltage, high speed powe r mosfet and igbt drivers with independent high and lowside referenced output channels. proprietar y hvic and latch immune cmos technologies enable ruggedized monolithic construction. the logic input is compatible with standard cmos or lsttl output, down to 3.3 v logic. the output drivers feature a h igh pulse current buffer stage designed for minimum driver crossconduction. the floating channel can be used to drive an nchannel power mosfet or igbt in the highside configuration which operates up to 600 v. feature comparison: irs2181(4)/irs2183(4)/irs2184(4 ) qualification information ? industrial ?? (per jedec jesd 47) qualification level comments: this ic has passed jedecs industrial qualification. irs consumer qualification level i s granted by extension of the higher industrial level . moisture sensitivity level mlpq4x4 14l msl2 ??? (per ipc/jedec jstd020) machine model class a (+/150v) (per jedec standard jesd22a115) human body model class 1b (+/1000v) (per eia/jedec standard eia/jesd22a114) esd charged device model class iii (+/1000v) (per jedec standard jesd22c101) ic latch-up test class ii, level a (per jesd78a) rohs compliant yes ? qualification standards can be found at internation al rectifiers web site http://www.irf.com/ ?? higher qualification ratings may be available shoul d the user have such requirements. please contact your international rectifier sales represen tative for further information. ??? higher msl ratings may be available for the specifi c package types listed here. please contact your international rectifier sales representative for fu rther information. part input logic cross conduction prevention logic deadtime ground pins ton/toff 2181 com 21814 hin/lin no none v ss /com 180/220 ns 2183 internal 500ns com 21834 hin/lin yes programmable 0.4 C 5 us v ss /com 180/220 ns 2184 internal 500ns com 21844 in/sd yes programmable 0.4 C 5 us v ss /com 680/270 ns
IRS21814MPBF www.irf.com ? 2008 international rectifier 3 recommended operating conditions the input/output logic timing diagram is shown in f igure 1. for proper operation the device should be used within the recommended conditions. the v s and v ss offset rating are tested with all supplies biased at 15 v differential. ?? logic operational for v s of 5 v to +600 v. logic state held for v s of 5 v to Cv bs . (please refer to the design tip dt973 for more details). absolute maximum ratings absolute maximum ratings indicate sustained limits beyond which damage to the devic e may occur. all voltage parameters are absolute voltages referenced to com. the thermal resistance and power dissipati on ratings are measured under board mounted and still air conditions. symbol definition min max units v b highside floating absolute voltage 0.3 625 v s highside floating supply offset voltage v b 25 v b + 0.3 v ho highside floating output voltage v s 0.3 v b + 0.3 v cc lowside and logic fixed supply voltage 0.3 20 ? v lo lowside output voltage 0.3 v cc + 0.3 v in logic input voltage (hin &lin) v ss 0.3 v cc + 0.3 v ss logic ground v cc 20 v cc + 0.3 v dv s /dt allowable offset supply voltage transient 50 v/ns p d package power dissipation @ ta 25c 2.08 w rth ja thermal resistance, junction to ambient 36 c/w t j junction temperature 150 t s storage temperature 50 150 t l lead temperature (soldering, 10 seconds) 300 c ? all supplies are fully tested at 25 v and an int ernal 20 v clamp exists for each supply symbol definition min max units v b highside floating supply absolute voltage v s +10 v s +20 v s highside floating supply offset voltage ?? 600 v ho highside floating output voltage v s v b v cc lowside and logic fixed supply voltage 10 20 v lo lowside output voltage 0 v cc v in logic input voltage v ss v cc v ss logic ground 5 5 v t a ambient temperature 40 125 c
IRS21814MPBF www.irf.com ? 2008 international rectifier 4 dynamic electrical characteristics v bias (v cc , v bs ) = 15 v, v ss = com, c l = 1000 pf,t a = 25c unless otherwise specified. symbol definition min typ max units test conditions t on turnon propagation delay 180 270 v s = 0 v t off turnoff propagation delay 220 330 v s = 0 v or 600 v mt delay matching, hs & ls turnon/off 35 t r turnon rise time 40 60 t f turnoff fall time 20 35 ns v s = 0 v static electrical characteristics v bias (v cc , v bs ) = 15 v, v ss = com, t a = 25c unless otherwise specified. the v il, v ih and i in parameters are referenced to v ss /com and are applicable to the respective input lea ds: hin and lin. the v o, i o and ron parameters are referenced to com and are applicable to the respective output leads: ho and lo. symbol definition min typ max units test conditions v ih logic 1 input voltage 2.5 v cc = 10 v to 20 v v il logic 0 input voltage 0.8 v cc = 10 v to 20 v v oh high level output voltage, v bias v o 1.4 i o = 0 ma v ol low level output voltage, v o 0.2 v i o = 20 ma i lk offset supply leakage current 50 v b = v s = 600 v i qbs quiescent v bs supply current 20 60 150 i qcc quiescent v cc supply current 50 120 240 v in = 0 v or 5 v i in+ logic 1 input bias current 25 60 v in = 5 v i in logic 0 input bias current 1.0 a v in = 0 v v ccuv+ v bsuv+ v cc and v bs supply undervoltage positive going threshold 8.0 8.9 9.8 v ccuv v bsuv v cc and v bs supply undervoltage negative going threshold 7.4 8.2 9.0 v ccuvh v bsuvh v cc and v bs supply undervoltage hysteresis 0.3 0.7 v i o+ output high short circuit pulsed current 1.4 1.9 v o = 0 v, pw 10 us i o output low short circuit pulsed current 1.8 2.3 ma v o = 15 v, pw 10 us
IRS21814MPBF www.irf.com ? 2008 international rectifier 5 functional block diagrams: irs21814 uv detect pulse generator vss/ com level shift pulse filter hv level shifter q vs ho vb s rr vss/ com level shift uv detect delay vcc lo com irs21814 hin lin vss
IRS21814MPBF www.irf.com ? 2008 international rectifier 6 input/output pin equivalent circuit diagrams: irs21814
IRS21814MPBF www.irf.com ? 2008 international rectifier 7 lead definitions: IRS21814MPBF pin symbol description 1 lin logic input for lowside driver output (lo), in pha se 2 v ss logic ground 3 nc no connection 4 com lowside return 5 lo lowside gate drive output 6 nc no connection 7 v cc lowside and logic fixed supply 8 nc no connection 9 nc no connection 10 nc no connection (removed lead) 11 v s highside floating supply return 12 ho highside gate drive output 13 v b highside floating supply 14 nc no connection 15 nc no connection (removed lead) 16 hin logic input for highside gate driver output (h o), in phase lead assignments: IRS21814MPBF 16lmlpq 4x4 with 2 leads removed = removed lead 12 3 4 5 6 7 8 9 10 11 12 13 14 15 16 lin vss nc com lo nc vcc vs ho vb hin nc nc nc nc nc IRS21814MPBF
IRS21814MPBF www.irf.com ? 2008 international rectifier 8 application information and additional details figure 1. input/output timing diagram figure 2. switching time waveform definitions figure 3. delay matching waveform definitions
IRS21814MPBF www.irf.com ? 2008 international rectifier 9 parameter temperature trends
IRS21814MPBF www.irf.com ? 2008 international rectifier 10
IRS21814MPBF www.irf.com ? 2008 international rectifier 11 max. 0.00 0.50 1.00 1.50 2.00 50 25 0 25 50 75 100 125 temperature ( o c) high level output voltage (v)
IRS21814MPBF www.irf.com ? 2008 international rectifier 12
IRS21814MPBF www.irf.com ? 2008 international rectifier 13
IRS21814MPBF www.irf.com ? 2008 international rectifier 14
IRS21814MPBF www.irf.com ? 2008 international rectifier 15
IRS21814MPBF www.irf.com ? 2008 international rectifier 16
IRS21814MPBF www.irf.com ? 2008 international rectifier 17
IRS21814MPBF www.irf.com ? 2008 international rectifier 18 package details : mlpq 4x4 -16l
IRS21814MPBF www.irf.com ? 2008 international rectifier 19 tape and reel details: mlpq 4x4
IRS21814MPBF www.irf.com ? 2008 international rectifier 20 part marking information ordering information standard pack base part number package type form quantity complete part number tube/bulk 92 IRS21814MPBF irs21814 mlpq 4x416l tape and reel 3,000 irs21814mtrpbf the information provided in this document is believ ed to be accurate and reliable. however, internatio nal rectifier assumes no responsibility for the consequences of the use of t his information. international rectifier assumes n o responsibility for any infringement of patents or of other rights of third parties which may result from the use of this info rmation. no license is granted by implication or otherwise under any patent or patent rights of international rectifier. the specificat ions mentioned in this document are subject to change without notice. this document su persedes and replaces all information previously su pplied. for technical support, please contact irs technica l assistance center http://www.irf.com/technicalinfo/ world headquarters: 233 kansas st., el segundo, california 90245 tel: (310) 2527105
IRS21814MPBF www.irf.com ? 2008 international rectifier 21 revision history date comment 09/24/09 converted from existing data sheet; changi ng only package information 03/24/2010 included qual info page

▲Up To Search▲

Price & Availability of IRS21814MPBF

	To Download IRS21814MPBF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .